Design Engineer

 
Location: Sunnyvale, California
Posted On: 7/11/2017
Job Code: 3093_DE_TX
Print
 
Job Description
 
Position Details:

Location: Sunnyvale, CA
Position: Design Engineer
Duration: 5 Months

• The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IP’s.
• Successful candidates will be responsible for leading, and participating in, the design of leading edge SoC?s in advanced digital CMOS processes.
• Our RTL Design Engineers are expected contribute in all aspects of SoC design including: Chip definition, Architecture development and modeling, Development of micro-architectural specifications, Conversion of micro-architectural specifications to logic implementation, Verification, emulation, debug, synthesis, and timing closure, Interfacing with physical execution, software, and silicon bring-up teams.

Experience and education:
• SoC Architecture; knowledge and hand-on experience from industry ASIC design flow including RTL coding, debugging/verification, and supporting synthesis and timing closure.
• Working knowledge of ARM cores and other I/O standard interfaces.

An ideal candidate would also exhibit:
• Strong communication and documentation skills,
• Good organizational, time management and multitasking skills,
• Strong initiative and discipline to follow-through, Technical leadership
Category:IT  code:new
 
 
Job Requirements
 
 
SoC Architecture, SOC,system on chip,debug,verification,support,Design
 

Not Ready to Apply?
Contact Details
 
Recruiter
Palak Kansara
 
Phone
 
E-mail Address
 
LinkedIn