Verification Engineer

 
Location: Raleigh, North Carolina
Posted On: 7/11/2017
Job Code: VE_NC_5052
Print
 
Job Description
 
Job Overview: In this role, you will be working on the verification of a high-performance, low-power ARM CPU employing leading-edge verification technologies to create complete solutions that address functional, performance and power requirements. You may be involved in any of the following: Develop testbenches for verification of the CPU Document and implement testplans and testbench designs Generate and run testcases on logic simulation models Run and debug tests to achieve architectural compliance Work with scripting and tool infrastructure teams to improve verification productivity Debug and correct failing testcases using simulation tools, debug tools, and programming skills Develop a deep understanding of the architecture, micro-architecture, and RTL design-under-test Define and implement functional coverage. Analyze coverage results and address with testbench enhancements Participate in testplan and testcode reviews with technical leads Support Post Silicon verification and bring up

Minimum Qualifications: 1-5 years of experience in the following: - Design and/or verification experience on a CPU (especially RISC). - Knowledge of CPU architecture and use of assembly language (especially RISC). - Ability to debug Verilog RTL in a System Verilog/UVM environment - Prior use of industry standard simulators and waveform debuggers - Perl - Competent use of Unix/Linux command line and scripting - Excellent written and verbal communication skills - Excellent critical thinking and problem solving skills. Above experience can come from obtaining MS degree with internships/Co-Ops. Preferred Qualifications: Prior experience with ARM V8 architecture and UVM strongly preferred. Other languages, architectures, and related verification experiences are a plus.

Education: Required: Bachelor's, Computer Engineering and/or Electrical Engineering Preferred: Master's or equivalent experience
Category:IT  code:new
 
 
Job Requirements
 
 
Experience with System Verilog/UVM
Design or Verification on RISC based CPU
ARM architecture
 

Not Ready to Apply?
Contact Details
 
Recruiter
Summit Sharma
 
Phone
 
E-mail Address
 
LinkedIn
https://www.linkedin.com/in/summit-sharma-36408054