Design Engineer

Location: Austin, Texas
Posted On: 6/12/2017
Job Code: 3093_EE_TX
Job Description
Location: Austin TX 78735
Position: Design Engineer
Duration: 12 months

Job Duties:
• Candidate will be responsible for full-chip SoC Physical Design flows
• Experience with latest industry-standard deep-submicron Automated Place and Route (APR) and Physical Verification (PV) flows and tools required
• Must have demonstrated success taping out full-chip SoCs
• Solid Verilog skills expected
• Knowledge of synthesis, STA and DFT flows a plus
• Proficient with automating design flows using Perl, TCL, and Make.
Category:IT  code:new
Job Requirements
Verilog, Wireless, Perl, Tcl

Not Ready to Apply?
Contact Details
Palak Kansara
E-mail Address