Design Engineer

 
Location: Austin, Texas
Posted On: 6/12/2017
Job Code: 3063_DesignEngineer_
Print
ALL ALL ALL
 
Job Description
 
Description
Exciting contracting opportunity in client's newly formed Wireless team!
Client Wireless is looking for world class, driven engineers with proven product development experience to develop a unique wireless Virtual Reality product.

JOB DUTIES:

• Candidate will be responsible for full-chip SoC Physical Design flows
• Experience with latest industry-standard deep-submicron Automated Place and Route (APR) and Physical Verification (PV) flows and tools required
• Must have demonstrated success taping out full-chip SoCs
• Solid Verilog skills expected
• Knowledge of synthesis, STA and DFT flows a plus
• Proficient with automating design flows using Perl, TCL, and Make.
Category:IT  code:new
 
 
Job Requirements
 
 
Verilog, Wireless, Perl, Tcl, STA, DFT, SOC, APR, Automated Place and Route , Physical Verification, Chip
 

Not Ready to Apply?
Contact Details
 
Recruiter
Priyanka Tiwari
 
Phone
 
 
LinkedIn